Composition-based Cache simulation for structure reorganization

Keoncheol Shin\textsuperscript{a}, Hwansoo Han\textsuperscript{b,*}, Kwang-Moo Choe\textsuperscript{a}

\textsuperscript{a}Department of Computer Science, KAIST, Republic of Korea
\textsuperscript{b}Department of Computer Engineering, Sungkyunkwan University, Republic of Korea

\textbf{A R T I C L E   I N F O}

Article history:
Received 1 December 2008
Received in revised form 7 September 2009
Accepted 11 January 2010
Available online 22 January 2010

Keywords:
Field reorganization
Performance prediction
Cache simulation
Compiler optimization

\textbf{A B S T R A C T}

Finding the best data layout has been an ultimate goal of memory optimization. Even with data access profile, heuristic algorithms are needed to reorganize data layout for better locality. The best layout could be found by running the given application with all possible data layouts and selecting the best performing layout. This approach, however, can incur too much overhead, particularly when the number of possible layouts are too many. In this paper, we present a composition-based cache simulation for structure reorganization. Instead of running all possible layouts, we simulate only the primary subsets of layouts and compose the cache misses for all layouts by summing up the cache misses of component subsets. Our experiment with the composition-based cache simulation shows that the differences in the cache misses are within 10% of the full cache simulation for 4-way and 8-way set associative caches. In addition to the cache miss estimation, our heuristic algorithm takes account of the extra instruction overhead incurred by structure reorganization. Our experiment with several structure intensive benchmarks shows the 37% reduction in the L1D read misses and the 28% reduction in the L2 read misses. As a result, the execution times are also reduced by 19\% on average.

© 2010 Elsevier B.V. All rights reserved.

1. Introduction

Memory hierarchy optimizations are key techniques to achieve a good performance on modern architectures. Even on embedded systems, deep memory hierarchies are employed to handle data-intensive applications. For those applications, compiler optimizations have been viable solutions to improve the locality of data accesses. Established techniques to improve locality include code transformations such as loop tiling and loop permutation [1,2]. The effects of these techniques, however, are limited when programs are too complex and memory access patterns are irregular. Recent studies focus more on data reorganization for better cache performance [3–11]. The principal idea in these researches is to place contemporaneously accessed data near one another in memory. By using such reorganizations, we can load closely related data together into as fewer cache lines as possible without cache line conflicts among them. Particularly, they target dynamically allocated structures, since modern applications heavily use structure objects allocated in the heap. They not only reorganize the relative positions of objects, but also change the internal layouts of fields in structure objects.

In this work, we present a new field reorganization technique which adopts all the effective locality enhancing methods. Our technique adopts well known optimization techniques such as aggregating, compacting, and grouping fields from multiple instances of the same structure type [3,5,9,12]. To find the most promising layout we rely on profiling runs with cache simulations. Pure static approaches we explored in [13,14] also achieve relatively good performance in structure reorganization, but the profile-based approach in this work finds the better layouts for target structures but with the increased overheads in profiling and cache simulation. These overheads, however, can be justified for server applications and embedded applications, since those applications often run for a long period time with similar inputs. Optimizing the performance for those types of applications is worth the all costs. Since finding the best performing layout is still an NP-hard problem, even if we know the exact field access sequence [15], we present a performance estimation technique with the composition-based cache simulation. The resulting layouts provide good field reorganizations for cache locality. Our approach compares the performance for all possible layouts but not executing the programs multiple times with all different layouts. Instead, we separately simulate the cache behavior for all the primary subsets of field layouts during the profile run. After profiling, we can efficiently obtain the cache simulation result of any possible layout by combining the simulation results of primary subsets in the layout. In our performance estimation, we also take account of extra computation overhead due to reorganized field accesses [12].

\textsuperscript{*} Corresponding author. Address: Department of Computer Engineering, Sungkyunkwan University, 300 Cheoncheon-dong Jangan-gu, Suwon 440-746, Republic of Korea. Tel.: +82 31 299 4594; fax: +82 31 299 4921.
E-mail address: hhnan@skku.edu (H. Han).

1383-7621/$ - see front matter © 2010 Elsevier B.V. All rights reserved.
doi:10.1016/j.sysarc.2010.01.002
The remainder of this paper is organized as follows. We first describe the motivation of our method and the basic ideas of our field reorganization. We then provide a detailed description of our field layout selection based on composition-based cache simulation. Next, we experimentally evaluate our method. Finally, we discuss related work and conclude our paper.

2. Motivation

Many studies have shown that reorganizing fields of key structures improves the performance due to the enhanced locality in memory accesses. If a program frequently accesses a couple of particular fields in structures, we can improve cache locality by collocating these fields in memory. Considering the example code in Fig. 1, we find the search function in the example traverses a linked list of Nodes and returns data field in the first Node with a matching key. We notice that key and next fields are accessed every iteration whereas data fields are accessed just once when the function finds the matching key. According to the access frequencies, we can classify key and next as hot fields, and data as a cold field. It is generally beneficial to fetch and store as many hot fields as possible in the same cache line, since the cache performance can be improved by increasing cache locality.

Rabbah and Palem proposed an interesting dynamic data remapping method for cache locality, called DDRemap [9]. Their method separates hot and cold fields by using profiled reference counts and collocates the same fields from multiple structure instances in pre-allocated memory pools. If we apply their DDRemap to the Node structure in Fig. 1, the same fields from multiple structure instances (O_1.key, O_1.next, O_1.data; O_2.key, O_2.next, O_2.data; ...; O_n.key, O_n.next, O_n.data) are consecutively located as shown in Fig. 2a. In their method, the fields from the same structure instance are located with a constant interval (MaxFieldSize / MaxObjCnt, which is marked with a bold line in Fig. 2a). MaxFieldSize is the size of the largest field among all fields within the structure. MaxObjCnt is the maximum number of structure instances that can be allocated within a memory pool. We can statically calculate MaxObjCnt, since the size of a memory pool and the sizes of all fields are known at compile time. This method uses padding spaces between fields to make all field offsets constants and access every field with one load instruction. This layout improves the locality for most cases, but potentially hurt the performance when large padding spaces are added for structures with various field sizes. In addition to their scheme, many researchers found that grouping related fields within a structure also improves the performance further [3,5,10].

---

![Fig. 1. Motivating example: structure-type definition of Node and search() function for the node list.](image1)

![Fig. 2.](image2)
When we consider field reordering and grouping, finding the most promising layout is very difficult even if we know the access patterns of field from profiling runs. A straightforward approach is running the given program multiple times with all feasible layouts. Although this approach is actually doable for the structures with a small number of fields, this is impractical in general. There can be many target structures and the number of feasible layouts exponentially increases as the number of fields increases. In such cases, our composition-based cache simulation can be used to estimate the performance of all feasible layouts. Fig. 3 shows a rough idea of composition-based cache simulation. First, we extract the primary subsets of the fields that can constitute the all feasible layouts. Next, we simulate the cache only for the primary subsets and combine the simulation results to obtain the cache behaviors of all feasible layouts. In the next section, we will describe how we use this cache simulation scheme to estimate the performance of each layout and select the best performing layout.

3. Performance estimation

The overall process of our structure reorganization is outlined in Fig. 4. The entire process consists of three steps. In the first step, we profile the given program with a small training input and select frequently accessed structures as target structures for field reorganization. We also obtain the sequences of field accesses for the selected target structures. Based on the profiled field access pattern, the second step determines the most promising field layout in terms of cache locality and instruction overhead. It estimates the performance of all feasible layouts and finds the most promising one. In the final step, the code transformer extended from the CIL compiler [17] generates a new source code which utilizes the field layout with enhanced cache locality. In our early works [12–14], we relied on the field affinity graph proposed in [5,6], which approximates the cache behavior by increasing the weight of the edge between two fields when those two fields appear within a predefined distance on the access sequence. Meanwhile, we present a more accurate method to directly capture the cache behavior by using the composition-based cache simulation.

3.1. Composition-based cache simulation

Executing a program multiple times with all possible layouts is often a prohibitively expensive approach, as the number of all feasible layouts...
possible layouts could be too large. Instead of exhaustively running programs, we can compare the performance by simulating only the important components that would vary from one run to another. Since the cache performance is the main component of the performance which would vary depending on field layouts in our case, we simulate the cache to compare the performance among all possible layouts. To expedite the cache simulation, we simulate the cache only with the field accesses from the target structures not all data accesses. Since the target structures are frequently accessed data, they tend to dictate the performance of the cache. In the experimental section, we will show that other data accesses little interrupt the cache behaviors of the target structures and the cache behaviors of other data also change little across the multiple changed layouts of target structures. Thus, simulating only the target structures is a relatively reliable metric for the cache performance.

Fig. 5. Virtual address generation for multiple subset cache simulation: (a) hash table lookup for field name and allocation order matching, (b) two assumption for the field address generation, (c) pool address and Rank calculation, and (d) field address generation for cache simulations of all subsets.
subsets from all possible layouts. For the cache simulation result of a particular layout, we combine the separate simulation results of the field subsets that constitute the whole layout we want to simulate. In this manner, we can greatly reduce the simulation times to obtain the cache performance of all possible layouts.

For example, if a program has a structure with $n$ fields, we need to simulate as many times as the total number of all possible layouts to compare the cache performance in a naive approach. Our subset simulation method only simulates $2^n - 1$ times for all non-empty subsets, which is far smaller than the total number of possible layouts when the number of fields is large. All the cache simulation results are then generated by combining the simulation results of the subsets. As shown in Fig. 5d, we only need to simulate seven subsets for a Node structure with three fields (key, data, next) and combine the simulation results of the subsets to make 10 simulation results for all possible layout variations for all groupings.

### 3.2. Cache simulation of all subsets

In the profiling step, we collect all the memory accesses, but filter out many unnecessary memory accesses, since our cache simulator needs only the addresses of the accessed fields in target structures. For the purpose of filtering, we build a hash table during the profile run. We augment the given program at all the allocation sites of target structures and record in the hash table the allocation order of the instance among the same structure type and the allocated addresses for individual fields. Fig. 5a shows how we use the hash table for filtering and cache simulation. For each address from the sequence of target structure accesses we obtained in the profile run, we look up the hash table to find the corresponding field and the allocation order. If there are no entry, the access is not made to target structures and it is unnecessary to our subset cache simulation.

We need to know the accessed field and the allocation order of the structure instance, since these two pieces of information enable us to calculate the virtual address for the subset simulation. For the subset simulation, we concurrently simulate multiple subsets. Thus, we generate multiple virtual addresses for the subsets that contain the corresponding field. When we generate the virtual addresses for our cache simulations, we assume two conditions shown in Fig. 5b, without loss of generality. First, we assume each subset is the first group within its structure (Assumption 1). Since we separately simulate each group and no conflict misses occur among different groups in a pool, the placement of the group within a pool does not change the cache behavior of hits and misses. Second, we assume that all the pools for the same structure type are consecutively placed from the address zero in the virtual address space (Assumption 2). For the purpose of cache simulation, we do not need the real addresses. We rather need relative distances among memory accesses. In addition to that, the size of a pool is the same as the size of all cache lines of the same way in each set. From the view of cache management, the mappings of all the pools are completely overlapped one another. With this observation, we can safely assume all the pools are consecutively placed from the address zero.

### Table 1

Example of performance estimation: (a) cache behaviors obtained from profiling, (b) machine dependent parameters for overhead calculation, and (c) estimation of performance variations for all groupings.

<table>
<thead>
<tr>
<th>Group index</th>
<th>Access freq.</th>
<th>L1D hits</th>
<th>L1D misses</th>
<th>L2 misses</th>
</tr>
</thead>
<tbody>
<tr>
<td>1: {key}</td>
<td>1000</td>
<td>950</td>
<td>50</td>
<td>5</td>
</tr>
<tr>
<td>2: {data}</td>
<td>100</td>
<td>90</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>3: {key, data}</td>
<td>1100</td>
<td>970</td>
<td>130</td>
<td>15</td>
</tr>
<tr>
<td>4: {next}</td>
<td>1050</td>
<td>990</td>
<td>60</td>
<td>6</td>
</tr>
<tr>
<td>5: {key, next}</td>
<td>2050</td>
<td>1950</td>
<td>100</td>
<td>10</td>
</tr>
<tr>
<td>6: {data, next}</td>
<td>1150</td>
<td>1000</td>
<td>150</td>
<td>18</td>
</tr>
<tr>
<td>7: {key, data, next}</td>
<td>2150</td>
<td>1960</td>
<td>190</td>
<td>25</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1D miss penalty</td>
<td>17</td>
</tr>
<tr>
<td>L2 miss penalty</td>
<td>165</td>
</tr>
<tr>
<td>AND, ADD, SUB, MOV</td>
<td>0.5</td>
</tr>
<tr>
<td>LEA</td>
<td>3</td>
</tr>
<tr>
<td>SAL, SAR</td>
<td>4</td>
</tr>
<tr>
<td>IMUL</td>
<td>14</td>
</tr>
<tr>
<td>IDIV</td>
<td>56</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Structure</th>
<th>Memory access overhead in cycles (A)</th>
<th>Extra instruction overhead in cycles (B)</th>
<th>Overall overhead (A + B)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7: {key, data, next}</td>
<td>17(190 + 165^*25)</td>
<td>0</td>
<td>7355</td>
</tr>
<tr>
<td>3: {key, data}</td>
<td>17(130 + 60^*)</td>
<td>(14^*1 + 4^*3 + 0.5^*16^*1050)</td>
<td>42,395</td>
</tr>
<tr>
<td>4: {next}</td>
<td>165^((15 + 6)^*)</td>
<td>(4^*2 + 0.5^*6^*1100)</td>
<td>18,795</td>
</tr>
<tr>
<td>5: {key, next}</td>
<td>165((100 + 10)^*)</td>
<td>(4^*1 + 0.5^*2^*100)</td>
<td>4185</td>
</tr>
<tr>
<td>2: {data}</td>
<td>165((10 + 1)^*)</td>
<td>(14^*1 + 4^*2 + 0.5^*16^*1050)</td>
<td>65,185</td>
</tr>
<tr>
<td>1: {key}</td>
<td>165((50 + 150)^*)</td>
<td>(4^*2 + 0.5^*6^*1150)</td>
<td>19,845</td>
</tr>
<tr>
<td>6: {data, next}</td>
<td>165((5 + 18)^*)</td>
<td>(14^*1 + 4^*3 + 0.5^*16^*1000)</td>
<td>41,195</td>
</tr>
<tr>
<td>1: {key}, 2: {data}, 4: {next}</td>
<td>165((50 + 10 + 60)^<em>) + 165((5 + 1 + 6)^</em>)</td>
<td>(14^*1 + 4^*2 + 0.5^*16^*1000 + 14^*1 + 4^*2 + 0.5^*16^*1050)</td>
<td>65,520</td>
</tr>
</tbody>
</table>
From these two assumptions, the field address in a group can be calculated by the following equation.

$$\text{pool\_address}(g_u) = \lceil \text{alloc\_order}/\text{MaxObjCnt} \rceil \times \text{Size(pool)}$$

$$\text{rank} = \left( \frac{\text{alloc\_order}}{\text{MaxObjCnt}} \right)$$

$$\text{address}(f, \text{in } g_u) = \text{pool\_address}(g_u) + \text{rank} \times \text{Size}(g_u) + \sum_{k=1}^{n-1} \text{Size}(f_k \text{ in } g_u)$$

(1)

The \(\text{pool\_address}(g_u)\) indicates the beginning address of the pool to which the group \(g_u\) belongs. In Eq. (1), \(\text{alloc\_order}\) represents the allocation order of the structure instance among the instances of the same structure type. \(\text{MaxObjCnt}\) is the maximum number of structure instances we can allocate within a pool. For example, since the sizes of pool and \(\text{Node}\) structure in Fig. 1 are 4096 and 14 bytes, respectively, \(\text{MaxObjCnt}\) is calculated as 4096/14 = 292. The \(\text{rank}\) means the order within a pool. All the variables except \(\text{alloc\_order}\) in this equation are all known at compile time. From the hash table in Fig. 5, \(\text{alloc\_order}\) can be determined.

For example, the hash table lookup of the accessed address, \(0 \times 1234\), returns the structure type and field, \(\text{Node}\), and the allocation order, 301 as shown in Fig. 5a. If we apply these numbers to Eq. (1), we can calculate the \(\text{pool\_address}\) as \(301/292 \times 4K = 0 \times 1000\) and the \(\text{rank}\) as \(301/292\) = 9 as shown in Fig. 5c. The third equation consists of the beginning address of the pool (\(\text{pool\_address}\)), the group offset within this pool (\(\text{rank} \times \text{Size}(g_u)\)), and the sum of the sizes of preceding fields within this group. Fig. 5d shows how we generate the multiple virtual addresses for the primary subsets. Using Eq. (1), our cache simulator generates the field addresses of four different subsets which contain the field, \(\text{next}\) and proceeds to simulate the cache behaviors for those four subsets. For the other three subsets, we do not generate the field addresses, as they do not contain the accessed field, \(\text{next}\).

3.3. Performance estimation of all subsets

In order to select the most promising field layout, estimating cache misses is not enough. Since some layouts require extra instructions to access fields, we need to take account of those run time overheads as well. In this section, we discuss how to estimate the instruction overheads involved in the field accesses. First thing we need to do for the performance estimation is to generate all possible groupings. This is equivalent to finding all partitions of a set, which means there is no ordering among groups. Even though we do not need the total ordering among groups, we should select the first group in a pool. Since the extra instructions in the calculations of the field offsets are unnecessary for the fields in the first group, the overhead of extra instructions is only applied to the rest of the groups [12].

For example, the first column of Table 1c shows all possible groupings and corresponding group indexes for \(\text{Node}\) structure from our motivating example in Fig. 1. The second column of Table 1c shows the order among groups. The first group has no overhead in field accesses, while the other groups require extra instructions to access fields [12]. Thus, we differentiate only the first group from the rest of the groups and the group order reflects this fact. To calculate the total overheads of a layout, we use the sum of the cache miss penalties (the third column of Table 1c) and the extra instruction cycles (the fourth column of Table 1c). The sum of the two overheads is shown in the fifth column of Table 1c. The cache miss penalties are calculated by using the results from the cache simulation of all subsets, which are shown in Table 1a. The extra instruction overheads in the offset calculations are calculated by using the machine specific parameters obtained from the architecture specification of Intel processors [18], which are shown in Table 1b.

By placing the most frequently accessed group at the first position, we can avoid much of the overhead involved in the field offset calculation [12]. The size of the first group also affects the type of extra instructions in the field offset calculations. If the size of the first group is a power of two, offset calculations can be done with shift operations instead of integer divisions. The fourth column of Table 1c actually shows how to calculate the extra instruction overhead for each subset. For example, the second structure layout in Table 1c consists of two subsets, \{\text{key,}\text{data}\} and \{\text{next}\}, and the subset \{\text{key,}\text{data}\} comes first. To calculate the memory overhead, we find the number of cache misses for each subset from Table 1a. The numbers of L1D cache misses are 130 and 60 for the two subsets \{\text{key,}\text{data}\} and \{\text{next}\}, respectively. Referring to Table 1b, we find L1D miss penalty is 17 cycles. Thus, the total L1D miss penalty is 17 \times (130 + 60). We collect the number of misses for L2 cache and look up the L2 miss penalty in a similar way. The numbers of L2 cache misses are 15 and 6 for the two subsets, respectively, and the L2 miss penalty is 165 cycles. The calculation for the total L2 miss penalty is 165 \times (15 + 6). Finally, we add up the L1D miss penalty and L2 miss penalty to calculate the memory access overhead as in the third column of Table 1c.

In calculation of the extra instruction overhead, we take account of only the second subset, \{\text{next}\}, as accessing the first subset involves no extra instructions. To access the field next, we need to use one integer multiply (IMUL), three shifts (SAL, SAR), and sixteen arithmetic instructions (AND, ADD, SUB, MOV). According to Table 1a, the subset \{\text{next}\} is accessed 1050 times. To calculate the extra instruction overhead, we obtain the average latency of each instruction type from the Table 1b. The latencies are 14, 4, and 0.5 cycles for integer multiply, shift, and arithmetic instruction, respectively. Using the latencies and the numbers of extra instructions, we can calculate the extra cycles to access the field next as 14 \times 1 + 4 \times 3 + 0.5 \times 16. By multiplying the access frequency of the field (1050 for next), we can estimate the extra instruction overhead as in the fourth column of Table 1c. The following Eq. (2) is the generalized version to calculate the overhead for a given subset. To calculate the total overhead of a layout, we need to add up the overheads of all the subsets, which belong to this layout, as shown in Eq. (3).

$$\text{Overhead}_{k} = \text{memory\_access\_penalty}\text{for}\text{subset}_{k} + \text{extra\_instruction\_cycles}\text{for}\text{subset}_{k}$$

$$= L1D\text{\_miss}\text{\_subsets}_{k} \times L1D\text{\_miss\_penalty} + L2\text{\_miss}\text{\_subsets}_{k} \times L2\text{\_miss\_penalty} + \left( \sum_{i \in \text{extra\_instr}} \text{latency}_{i} \right) \times \text{access\_freq}\text{\_subset}_{k}$$

(2)

$$\text{Overhead}_{\text{total}} = \sum_{k} \text{Overhead}_{k}$$

(3)

4. Experimental evaluation

We experimentally evaluate our reorganization technique on a Linux PC with a 1.86 GHz Core2Duo processor and 3 GB main memory. The processor has a 32 kB L1D cache per core and a 2 MB unified L2 cache. Both L1D and L2 caches are configured to use 64 byte cache lines and 8-way set associative mapping. All the benchmarks in our experiment are compiled with gcc 4.1.1 with -O3 optimization level. All the reported execution times are average elapsed times out of five runs. For the cache simulation,
we used the cachegrind from the tool suite of Valgrind version 3.1.0 [19].

To automate the code transformation, we extended the CIL compiler [17]. Once we determine the target structures and their field layouts, our code transformer automatically transforms the source code to use custom (de)allocation routines for target structures. In custom allocation routine, we first allocate a large memory chunk called bank and allocate multiple pools within the bank. We vary the size of bank from 400 kB to 4 MB according to the amount of data usage in applications. Our compiler also transforms the field access code to an appropriate code sequence for the new field layout. If fields are accessed through pointer arithmetic operations, we cannot recognize the structure accesses even with a complex alias analysis. Thus, we should check all target structures whether their fields are accessed only by their field names. If any structures violate this rule, they are excluded from the target structures.

We used eight benchmarks from several benchmark suites. Em3D uses a linked list for an electromagnetic wave propagation in a 3D object. Health simulates the Columbian health care, which heavily uses double-linked lists. Mst uses arrays of single-linked lists for a minimum spanning tree of a graph. Treenadd performs recursive sum of values in a balanced B-tree. Tsp is a famous traveling salesman problem solver, which uses a balanced binary-tree. Voronoi computes the voronoi diagram of a set of points recursively on the tree. The six benchmarks mentioned so far come from the Olden benchmark suite [20]. Ft is also included due to its pointer-intensive characteristics [21]. 181.mcf is a minimum cost network flow solver from the SPEC CPU2000 benchmark suite [22].

Table 2 shows the characteristics of benchmark programs. The second and third columns of Table 2 show the number of target structures selected for our field reorganization and the number of fields within those target structures. The next two columns are the input parameters for the benchmarks used in our experiments. The small inputs are used in profiling and the large inputs are used to evaluate the effectiveness of our profile-based field reorganization. The sixth column shows the percentage of cache misses from the target structures among all the cache misses. This is measured with small inputs. A relatively large portion of the cache misses are originated from the target structures, since our benchmark programs intensively use dynamically allocated data structures. 181.mcf shows only the 11% cache misses from the target structures, but its poor cache behavior notoriously hurts the performance of this program. The last column shows the percentage of the code size increase in binary executables after transforming the programs to use the selected field layouts. Due to the extra instructions for offset calculations and the custom memory management routines, our transformed code increases in the binary size by up to 8% for health, but less than 4% for the rest of the benchmarks.

The size increase in health is far bigger than the others. Health has four target structures and each target structure has its own custom memory (de)allocation routines. These routines increase code size by about 5%. If we provide a parameterized custom memory routine to handle the all four target structures, we could reduce the size increase. In our automatic translation, this is handled rather poorly, but it can be done in a careful translation. We also observed that the selected layouts of two target structures need extra instructions for field accesses at many statements of source code. Those field accesses are, however, not executed frequently at run time, resulting in little increase in dynamic instruction counts. We discuss the changes of dynamic instruction counts later in Section 4.3.

4.1. Accuracy of composition-based cache simulation

In order to justify our cache simulation approach, we compared the cache misses from our composition-based simulation with the ones from the original cache simulation. The number of cache misses in our approach is obtained by summing up the cache misses of the corresponding subsets in that layout. Since we focus on only the cache misses of the target structures, we modified the cachegrind to measure the cache misses only from the target structures. Our cache simulation could be imprecise, if the cache misses from non-target data and other target structures interfere too much. Thus, we devise two metrics, accuracy and disturbance.

For several field reorganization techniques, we obtained the numbers of cache misses for the target structures using two cache simulation methods. We performed our comparison on three different cache configurations in their set associativity. Fig. 6 shows the accuracy of our composition-based cache simulation by displaying the ratios of the L1D misses from two cache simulation methods. The following Eq. (4) defines the accuracy metric with the numbers of misses from two simulation approaches.

\[
\text{Accuracy} = \frac{\# \text{misses} \text{(composition based simulation)}}{\# \text{misses} \text{(original simulation)}}
\] (4)

Cmalloc uses a custom pool allocation similar to [16]. An example of this layout is shown in Fig. 2c. DDRemap colocates same fields from multiple structure instances as shown in Fig. 2a [9]. Static is a static field affinity graph approach used in [13,14] and Field_Aff is a profile-based field affinity graph approach used in [5,12] Perf_Aff denotes our field reorganization approach, which takes account of the estimated cache misses and the extra instruction overheads. In a direct-mapped cache, our cache simulation method produces inaccurate number of cache misses for each layout. On the other hand, estimated misses in 4-way and 8-way set associative caches result in fairly accurate numbers. Error margins are less than 10% for all layouts of all benchmarks except the DDRemap layout of voronoi, which is nearly 20%. Inaccuracy in directed mapped cache is expected, since target structures will conflict more with non-target data and even with one another. As our composition
based simulation assumes no conflict misses other than the conflicts in the same subset, our cache simulation method is fitted for set associative caches, which can tolerate conflict misses fairly well. Most modern processors adopt the set associativity in their caches to accommodate conflicting accesses. Thus, we believe our composition-based cache simulation is a quite reliable method to find the most beneficial layout on multi-way set associative caches.

Assuming the cache behavior of non-target data is rarely affected by the layouts of target structures, our performance estimation method only compares the cache performance of target structures. If the cache behavior of non-target data abruptly changes across different layouts for target structures, our cache performance comparison will be incorrect due to the disturbance from non-target data. In order to verify our performance estimation method is valid, we introduce a metric, called disturbance, which shows how much the misses from non-target data change in a new structure layout. Our metric is defined as follows:

$$\text{Disturbance}(p) = \frac{\#\text{misses}(\text{non-target, } p) - \#\text{misses}(\text{non-target, Cmalloc})}{\#\text{misses(all data, p})} \times 100$$

where $\#\text{misses}(D,P)$ is the number of cache misses from the data $D$, when the layout $P$ is used for the target structures.

### Table 3
Disturbance of non-target data to cache performance estimation.

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>em3d (%)</th>
<th>Health (%)</th>
<th>mst (%)</th>
<th>treadd (%)</th>
<th>tsp (%)</th>
<th>voronoi (%)</th>
<th>ft (%)</th>
<th>181.mcf (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDRemap</td>
<td>0.4</td>
<td>3.5</td>
<td>1.1</td>
<td>0.7</td>
<td>3.2</td>
<td>0.1</td>
<td>-2.4</td>
<td>-2.3</td>
</tr>
<tr>
<td>FIELD_Affi</td>
<td>0.4</td>
<td>4.2</td>
<td>2.5</td>
<td>0.4</td>
<td>4.4</td>
<td>0.4</td>
<td>-2.9</td>
<td>-3.2</td>
</tr>
<tr>
<td>PERF_Affi</td>
<td>0.3</td>
<td>1.2</td>
<td>0.3</td>
<td>0.0</td>
<td>2.8</td>
<td>0.0</td>
<td>-3.1</td>
<td>-1.6</td>
</tr>
</tbody>
</table>

![Fig. 6. Accuracy of cache miss in L1D cache simulation for (a) Direct-mapped, (b) 4-way set associativity, and (c) 8-way set associativity.](image-url)
The disturbance is the percentage of the cache miss difference in non-target data over all the cache misses from all data. Since CMalloc has the same field layout as the original layout and the pool allocation is used by all candidate layouts, we choose CMalloc as the base layout for disturbance metric. Table 3 shows the disturbances of three different layouts for all benchmarks. The differences in cache misses from non-target data ranges from 4.4% to 0.7% of the cache misses for all data, which means the number of the cache misses from non-target data does not change much from the base case. A negative disturbance means the cache misses from non-target data are actually reduced, when different layouts are used for target structures. Even though our cache miss estimation, which considers only target structure, could be erroneous due to the disturbance of non-target data and the error from composition-based cache simulation for target structures, the sum of two errors was still less than 10% of the actual misses for each tested layout. Only exception is the DDRemap layout of voronoi, which is 20%.

4.2. Impact on cache performance

In order to evaluate the cache performance of our reorganization technique, we measured the numbers of cache misses for all benchmarks. We simulated the cache behavior with the same configuration as the real machine on which we measured execution times. Fig. 7 shows the reduction in L1D and L2 cache read misses compared to the original layout. The simulation is done with large inputs. CMalloc reduces read misses of L1D and L2 caches by 26% and 13%, respectively. DDRemap shows more cache misses than CMalloc in L1D cache misses for em3d and 181.mcf, and in L2 cache misses for em3d, voronoi, and ft. These are pathological cases in DDRemap due to the padding spaces between fields [12]. Static shows more cache miss reductions than CMalloc but less reductions than the two profile-based approaches, Perf_Affi and Field_Affi. Perf_Affi and Field_Affi result in more reductions in cache misses than CMalloc. In tsp and 181.mcf, Perf_Affi shows less reductions than Field_Affi. Since Perf_Affi takes the overhead from extra instructions into account, it, even with more cache misses, eventually performs better than Field_Affi.

To investigate if the cache line size has any impact on the effectiveness of our technique, we simulated differently configured caches by changing L1D cache line size, but keeping the total cache size the same. In this experiment, we used 32 kB L1D 8-way set associative cache and 2 MB L2 8-way set associative cache. Since we only vary the line size of L1D cache, we fix the line size of the L2 cache to 64 bytes throughout this experiment. All the cache misses in Fig. 8 are normalized to the number of cache misses of Original on 32 kB L1D with 64 byte lines and 2 MB L2 with 64 byte lines. Fig. 8a shows the normalized L1D cache miss rates as the size of L1D cache line varies from 16 to 128 byte. Fig. 8b shows their corresponding L2 cache misses in normalized form.

In general, less cache misses are likely to occur, when cache lines increase. According to our simulation results, we find similar trends across different reordering methods. Only Ft shows a little change across different L1D line size for most of cases except the L1D misses of Original. Perf_Affi achieves the best L1D and L2 combined cache performance for all different L1D line sizes. Base on these simulation results, our structure reorganization, we believe, works well across various L1D cache line sizes.
4.3. Impact on dynamic instruction counts

Fig. 9 shows the reductions in dynamic instruction counts compared to the original programs. All reorganization methods shown in the figure use pool allocation for target structures. By using custom memory management routines, we can reduce the dynamic number of executed instructions by a large amount. Since we replace malloc() and free() with the custom memory management routines, dynamic instruction counts are reduced in most of benchmarks. In some layouts, however, dynamic instruction counts are increased. This is mostly due to the extra instructions in the field accesses for the new layout.

As for Cmalloc, the average reductions are 17.3%. DDRmap, Static and Field_Affi reduce dynamic instruction counts by 16.5%, 14.9% and 14.8%, respectively. Reorganization methods, which particularly employs field grouping in addition to Cmalloc method, tend to execute more instructions than Cmalloc. To mitigate the penalty of the extra instructions in field grouping, Perf_Affi takes the extra instructions into account as well as the cache performance. Its reduction in the dynamic instruction count is 16.8%, which is comparable to Cmalloc.

If we take 181.mcf as an example, the reduction of the instruction count in Perf_Affi is much better than other layouts from Static and Field_Affi, which select the best grouping result without considering the extra instruction overheads. Our reorganization method, Perf_Affi, considers not only the cache performance but also the extra instruction overhead. Our method avoids much of the extra instruction overhead by placing the most frequently
accessed group at the beginning, but still selecting a layout with a good cache performance.

### 4.4. Impact on execution times

Table 4 shows the reductions in the execution times for various layouts obtained by several reorganization methods. We perform the experiments with the two sets of inputs for each benchmark. For the profile-based methods, DDRMAP, FIELD_AFFI and PERF_AFFI, the small inputs are used during the profile to determine the layout and the performance for the large inputs are measured with the same layout as the small inputs. Fig. 10 also graphically shows the reductions in execution times performed with large inputs. The experimental results show that our PERF_AFFI method achieves better performance than the other methods. CMALLOC and DDRMAP reduce the execution times by 14.5% and 14.2%, respectively. STATIC and FIELD_AFFI shows 16.2% and 16.9% reductions, respectively. These two methods commonly use the field affinity graph, but STATIC uses the static access patterns based on regular expressions, while FIELD_AFFI counts the neighboring accesses within the access window. PERF_AFFI, our proposed method, shows 19.0% reduction, which is the best reduction overall. For all benchmarks we tested, PERF_AFFI consistently performs better than other methods. The shaded numbers in Table 4 represent the best performance for the benchmark with the specified input. For all cases, PERF_AFFI finds the best performance. Since our reorganization method, PERF_AFFI, considers not only the cache performance but also the overheads in extra instructions, the results shown in Table 4 and Fig. 10 confirm that our method accurately estimates the actual performance differences across multiple layouts and finds the best performing layout. When other methods also find the same layout as PERF_AFFI, they also achieve the same performance as PERF_AFFI. Compared to STATIC method, our profile-based PERF_AFFI method improves the average performance by 3%. Improvements over STATIC are more noticeable for em3d and 181.mcf, which are 6% and 4% for large inputs. Even though our profile-based method does not show a large improvement over the static method, our method is still a valid approach to find the best performance for the important applications that need to be optimized to the extreme.

### 4.5. Cache simulation times

Cache simulation is expensive, even though we use the subset simulation for composition. When the number of fields is small,
exhaustively running a program with all feasible layouts could be a lot faster than the cache simulation. Table 5 compares the total time of exhaustive running with the required time of our composition-based cache simulation. The second column shows the numbers of fields for selected target structures. For example, four structures are selected in health and the numbers of fields for those structures are 3, 4, 7, and 6, respectively. The third column and the forth column show the execution times of the original programs and the best execution times with the best field layouts. The fifth column is the number of all feasible layouts with the field reorganization. If multiple target structures are selected for an application, the number of all feasible layouts for all structures are added up. The sixth column represents the estimated execution times, when we exhaustively run the benchmark multiple times with all feasible layouts. These numbers are minimally estimated by multiplying the best execution time (the fourth column) and the number of all layouts (the fifth column). The seventh column represents the total time for our composition-based simulation, which includes the target structure identification, the trace extraction, and the cache simulation for all subsets. The eighth column shows the ratio of the composition-based cache simulation to the exhaustive run. If the ratio is less than 1, the composition-based cache simulation is faster. Otherwise, the exhaustive run is faster.

According to our experiments, our composition-based cache simulation is a faster approach to find the best performing layout for five benchmarks. For those benchmarks, our composition-base cache simulation takes only a small fraction of the time required for exhaustive runs. Exceptions are the cases in mst, treadd, and voronoi. For mst and treadd, the numbers of feasible layouts are only 10 to 20. In these cases, exhaustive runs can find the best performing ones. For voronoi, the number of feasible layouts is 151, which results in that the exhaustive run requires almost the same as the our cache simulation method. In general, our approach is faster than exhaustive runs, if the number of fields in target structures is large or the application takes long time enough to discourage the exhaustive runs.

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>#Fields in target structures</th>
<th>Orig. exec. time</th>
<th>Best exec. time</th>
<th>#All feasible layouts</th>
<th>Estimated exhaustive run time</th>
<th>Cache simulation time</th>
<th>Ratio of B/A</th>
</tr>
</thead>
<tbody>
<tr>
<td>em3d</td>
<td>7</td>
<td>1.4</td>
<td>1.3</td>
<td>3263</td>
<td>4242</td>
<td>526</td>
<td>0.12</td>
</tr>
<tr>
<td>health</td>
<td>3,4,7,6</td>
<td>2.0</td>
<td>1.6</td>
<td>3984</td>
<td>6374</td>
<td>893</td>
<td>0.14</td>
</tr>
<tr>
<td>mst</td>
<td>3</td>
<td>1.6</td>
<td>1.3</td>
<td>20</td>
<td>26</td>
<td>810</td>
<td>31.3</td>
</tr>
<tr>
<td>treadd</td>
<td>3</td>
<td>1.7</td>
<td>0.8</td>
<td>10</td>
<td>9</td>
<td>568</td>
<td>63.3</td>
</tr>
<tr>
<td>tsp</td>
<td>7</td>
<td>1.5</td>
<td>1.3</td>
<td>3263</td>
<td>4242</td>
<td>522</td>
<td>0.12</td>
</tr>
<tr>
<td>voronoi</td>
<td>5</td>
<td>1.4</td>
<td>1.4</td>
<td>151</td>
<td>211</td>
<td>216</td>
<td>1.02</td>
</tr>
<tr>
<td>ft</td>
<td>5,4</td>
<td>1.3</td>
<td>0.7</td>
<td>188</td>
<td>132</td>
<td>43</td>
<td>0.32</td>
</tr>
<tr>
<td>181.mcf</td>
<td>15,8</td>
<td>7.5</td>
<td>6.7</td>
<td>$8.6 \times 10^9$</td>
<td>$5.8 \times 10^{10}$</td>
<td>5725</td>
<td>0.00</td>
</tr>
</tbody>
</table>

Table 5
Time comparison between exhaustive runs and composition-based cache simulation for all feasible layouts.

5. Related work

Reorganizing data has been a popular topic in the high-performance computing community. For example, high-performance fortran (HPF) compilers provide user annotation for array layout to achieve better cache behavior according to the access patterns of loops [23]. While early studies often focus on the layout of statically allocated data alone, recent studies take account of dynamically allocated data as well, since many complex applications tend to use more dynamically allocated data from the heap.

Field reorganization in structures particularly shows effectiveness in improving spatial and temporal locality by transforming the layouts of the heap-allocated structures [3–6,8–14].

Truong et al. proposed an approach to reorganize the fields of structure-type data [3]. Their method first attempts to aggregate fields from multiple structure instances with consideration of cache alignment. Using this field interleaving scheme, rarely used fields are moved away from frequently used fields.

Chilimbi et al. proposed an optimization technique that splits structures into a frequently accessed portion and a rarely accessed portion based on the profiles of field access frequencies [5]. By splitting hot fields from the whole structures they can reduce the amount of data brought into the cache memory and achieve the performance improvement on several Java applications. This is a similar effect to what Truong et al. [3] achieved using field interleaving.

Huang et al. also introduced online object reordering scheme to improve data locality of Java applications [24]. It periodically samples the currently executing method and identifies hot objects. During the copying process in the garbage collection, frequently accessed objects are placed adjacent to their related objects to increase spatial locality.

Kistler and Franz partitioned a dynamically allocated data structure to fit into a single cache line if the structure size is larger than the cache line size [6]. During partitioning, the data fields whose accesses are close together in time are placed in the same cache line to maximize data locality. Then, data fields in a cache line are ordered to minimize load latency in case of cache misses. This technique has, however, a limitation in that padding spaces are needed if a structure size is not a multiple of a cache line size.

Rabbah and Palem proposed a vertical field layout that consecutively places the same fields from multiple structure instances by using customized allocation routines and compile-time transformations of field offset calculations [9]. Their approach is similar to Truong’s approach [3] in that the same fields from multiple structure instances are consecutively placed.

Zhong et al. proposed k-distance analysis to find a hierarchical partition of the program data based on their reference affinity model [10]. Reference affinity represents the degree of closeness in reference traces among a group of data. With the resulting hierarchical partition, they reorganize the whole program data by regrouping arrays and splitting structures.

Rubin et al. presented a framework that recognizes profiled access patterns with a context free grammar. If they find the same access patterns they already simulated, they reuse the previous cache simulation results to reduce the simulation time of a given access pattern for a given layout [8]. They iteratively searches all possible candidate data layouts and select the best performing one. Our approach is similar in that we also simulate all the candidate layouts, but our approach is orthogonal to theirs. Our approach reduces the cache simulation times for multiple candidate layouts by simulating primary subsets of fields and composing the simulation results from the results of the subset simulations. On the other hand, their approach reduces the cache simulation time for a data layout by reusing the simulation results in repeated access patterns.

Lattner and Adve describe an automatic pool allocation, which segregates different instances of data structures into separate memory pools [16]. They determine target structures based on the context-sensitive pointer analysis and the escape property for
the data structures. They show that their technique can allow more effective compiler optimizations and reduce the working sets of the programs, potentially improving the cache performance.

Hundt et al. develop a framework that analyzes profitability of structure layout transformation with or without profile information [11]. Their framework is capable of structure splitting, structure peeling, dead field removal, and field layout restructuring. Their optimizations are based on field affinity relations, which uses profiled or estimated field reference counts in tightly executed modules like loops, while we simulate the cache behavior with composition-based techniques and take account of extra instructions in transformed layouts.

Our paper extends our previous studies of field reorganization that colocalizes fields from multiple structure instances and groups closely related fields [12–14]. In our previous works, we use a field affinity graph to extract the affinities between fields. The field affinity graph associates co-access frequencies of fields with every edge in the graph. We obtain co-access frequencies of fields by profiling [12] or static approach [13,14]. Our static approach extracts run-time behaviors from source codes using Control Flow Graph (CFG) and transforms CFG into regular expressions. Regular expressions are used to represent memory access behaviors and the closures in regular expressions are handled like loops. We can build the field affinity graphs by calculating the weights of edges using the nesting depth of closures.

These graph based methods do not consider computation overhead due to the layout change and often get trapped in local optima. In this paper, we present a new profile-based structure reorganization method, which uses the composition-based cache simulation and considers computation overhead to estimate the performance of all possible layouts.

6. Conclusion

We present an advanced field reorganization method for multiple heap-allocated structures. Our field reorganization technique improves the cache performance by aggregating, compacting, and grouping fields from multiple instances of the same structure type. To find the best performing field layout, we propose a performance estimation method which uses the composition-based cache simulation along with the consideration of the extra instructions. With the resulting field layouts, our compiler automatically transforms the source programs to correctly access the fields in the reorganized layouts.

Experimental evaluation demonstrates our reorganization technique further improves the performance on top of the benefit from the pool allocation. Compared to the original programs, our field reorganization reduces the cache misses by 37% in the L1D cache and by 28% in the L2 cache. As a result, the execution time is reduced by 19%, which is an additional 5% over the pool allocation alone and an additional 3% over the static approach. We believe our field reorganization method is effective to optimize the important programs to the extreme, if they intensively use heap-allocated structures.

Acknowledgement

This work was supported by the Ministry of Knowledge Economy, Korea, under the Information Technology Research Center support program (IITA-2009-C1090-0902-0020).

References


Keoncheol Shin received the BS and the MS degrees in Computer Science from KAIST, Korea in 2002 and 2004. He is currently a Ph.D. student at KAIST, Korea. His research interests are in the field of software optimization, in particular compiler techniques to exploit data locality in cache memory and parallelism embedded in source code. He is broadening the applications of software optimization to the parallelism in graphic applications and data manipulation in transactional memory systems.
Hwansoo Han received the BS and the MS degrees in computer engineering from Seoul National University, Korea in 1993 and 1995, and the Ph.D. degree in Computer Science from the University of Maryland at College Park in 2001. He is currently an associate professor at Sungkyunkwan University, Korea. Previously, he served as an associate professor at KAIST and as a senior engineer at Intel. His research interests include compiler technology for high-performance computing, embedded computing, and secure computing.

Kwang-Moo Choe received the BS degree in electronic engineering from Seoul National University, Korea in 1976 and the MS and PhD degrees in Computer Science from KAIST, Korea in 1978 and 1984, respectively. He is currently a professor at KAIST, Korea. Previously, he worked as a member of technical staff at AT&T Bell Labs, Murray Hill. His research interests include formal language theory, parallel evaluation of logic programs and optimizing compilers.